In the past, efforts have been devoted to the amelioration of motion estimation algorithms to speed up motion compensated video coding. Now, efforts are increasingly being directed at exploiting the underlying architecture, in particular, single instruction, multiple data (SIMD) instruction sets. The resilience of motion estimation algorithms to various error metrics allows us to propose new high performance approximate metrics based on the sum of absolute differences (SAD). These new approximate metrics are amenable to efficient branch-free SIMD implementations which yield impressive speed-ups, up to 11:1 in some cases, while sacrificing image quality for less than 0.1 dB on average.
INTRODUCTION
Modern video codecs, such as MPEG-2, MPEG-4, and H.264, rely on motion compensated predictive coding to achieve high compression ratios, which, in turn, implies the use of motion estimation, a process that is quite computationally intensive, even with the best algorithms. The high computational cost of motion estimation makes it an obvious target for optimization. While increasingly clever and efficient motion estimation algorithms have been devised, either focusing on the prediction of the location of the best match or focusing on a better search method [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] and contribute algorithmic speed-ups, implementation-specific speed-ups must rely on the astute use of the underlying machine's instruction set architecture (ISA). Today, this means exploiting data parallelism through single instruction, multiple data (SIMD) ISA extensions.
While efforts have been devoted to the study of fast motion estimation algorithms-finding algorithms that could locate the best matching block faster, principally through a gradient descent type search guided by a predictive algorithm that estimates the general vicinity of the optimal solution-the effects of the metrics used for error estimation have received less attention. The metrics available in most codec implementations are limited to the mean squared error (MSE) and the sum of absolute differences (SAD). The MSE metric assesses the goodness of match between two image blocks by computing the mean squared error of corresponding pixels. However, doing so involves the use of multiply instructions which are generally considered to be computationally expensive. For this reason, it was proposed that the SAD be used instead, as it uses the supposedly less expensive sum of absolute differences to assess goodness of match [10] . However, this hypothesis only holds if the processor has instructions to compute the absolute values efficiently; if it does not, it is likely that a single multiply operation compares well to the series of instructions needed to compute the absolute value.
To speed up the computation of the metrics, whether using the MSE or the SAD, techniques such as early termination, progressive or hierarchical sampling have been proposed, but without really considering the effects of the proposed solution on the underlying machine [6, [18] [19] [20] . In many cases, the proposed solutions result in highly branching code which mitigates speed-ups as they interfere greatly with the processor's branching and memory prefetching prediction units, yielding suboptimal results.
In this paper, we propose ways to estimate the metric that yield a good approximation of the SAD while being amenable to branch-free, high-performance SIMD implementations. The paper is organized as follows. In section 2, we outline the proposed solution and the assumptions on which it is based. In section 3, we describe our implementation and simulations. Quality and speed-up results are presented in section 4 and discussed in section 5. We close with concluding remarks.
PROPOSED APPROXIMATE METRICS
Fast motion estimation algorithms are based on the assumption that the block matching error function is approximately concave with its minimum located at the position of the best match. Motion estimation algorithms are therefore gradient descent-type heuristics. However, no special assumptions are made on the nature of the error function, except that it is approximately concave and the algorithms merely seek to minimize the error by exploring the error surface. If it can be shown that the best motion estimation algorithms are capable of finding good minima regardless of the specific metric, it would imply that it is possible to use this resilience to modify the way the error is computed. One possible way to reduce the cost of computing the error function is to use sampling.
The computational cost of estimating the error metric by sampling depends on several factors. One is the number and arrangement of points sampled. Another is the mathematical operations needed to formulate the estimate from the sampled absolute differences or squared error. Finally, the underlying machine's ISA plays a major role in the efficient implementation of any such method. We consider safe to assume that the target processor sports efficient SIMD instructions and, accordingly, machine-specific optimizations must be considered [21] [22] [23] [24] .
The SAD computed on 16 × 16 pixels serves as the reference against which we will test the proposed metrics. The SAD between two image patches I and J is given by:
The SAD given by eq. (1) can be transformed to take into account a 16 × 16 binary matrix M used as a mask that conditionally enables or disables pixels considered in the sum. Transforming eq. (1) to include such a matrix M yields
which may be further scaled by 256/
16,16
i=1,j=1 M ij should it be necessary to obtain a value of the same order of magnitude as the full SAD.
The matrix M allows us to construct arbitrary arrangements. The first sampling arrangement considered, hereafter referred to as the sparse metric, is shown in Fig. 1(a) . This metric uses only 64 pixels to formulate an estimate of eq. (1). The second approximate metric considered arranges the points in a quincunx pattern and is referred to as the quincunx, shown in Fig. 1(b) . This second pattern is much denser and evaluates 128 points. The proposed metrics, the "deinterlaced" SAD, are shown in Fig. 1 (c) and (d). In (d), the metric is sampled in rows of 8 contiguous pixels, the rows being evenly spread over the macro-block. In (c), we propose a similar arrangement The proposed approximate metrics, the deinterlaced SADs, are structured to sample the macro-block efficiently, prioritizing horizontal movement, which we know is the dominant motion in most scenes. They are also structured to take advantage of fast, machine-specific implementations using SIMD instructions--provided that the ISA considered sports efficient instructions to compute the SAD on a series of eight contiguous pixels.
SIMULATIONS
To confirm the hypothesis that motion estimation algorithms are resilient to approximate metrics, we proceeded in two steps. The first step was to gather standard CIF and QCIF video sequences such as Akiyo, Bus, Foreman, etc. The second step was to implement motion estimation algorithms that allow different metrics to be plugged in. While there is a large number of motion estimation algorithms, only a few are still of interest. Of those, EPZS [10] , PMVFAST [14] , UMHexS [11] and the Full Search are amongst the most efficient and most commonly implemented methods.
The quality assessment experiments consisted of performing motion estimation and compensation at the macro-block level on the chosen standard video test sequences, using the selected algorithms and approximate metrics, and computing the resulting image quality. In our experiments, we used H.263/MPEG-4 half pixel interpolation with a H.263 search window of -31 to +31.5 pixels in both directions, centered on the macro-block.
The second part of the experiment consisted of measuring the speed-ups in metric evaluation obtained from the various approximate metrics and their efficient implementations, independently of specific motion-estimation algorithms or codecs.
Amongst the many SIMD-capable processors, the x86 ISA processors are by far the most common, dominating both the workstation and server spaces. The x86 ISA sports a series of SIMD extensions, of which MMX, SSE, and SSE2 are the most widely available. We considered it realistic to focus our implementations efforts on the x86 ISA with the SSE and SSE2 SIMD extensions.
To assess speed-ups, we compared the implementations of the approximate metrics, ranging from standard, non vectorized C to the constant-propagated SSE2 assembly code. To ensure a fair comparison, all implementations were optimized equally carefully, within the constraints imposed by the type of implementation. We included results from a third-party library, namely the Intel Integrated Performance Primitives v 6.0 (IPP), to allow the reader to compare our results with what can be expected from an otherwise efficient implementation [25] .
The test processor was an Intel Core Duo at 2.0 GHz, a fairly typical processor. The C compiler used was Intel's C Compiler, version 11.0, under Linux Ubuntu 8.04 LTS. Timings were obtained by a system-specific high resolution timer accurate to the µs.
RESULTS
Image quality results from the first experiment-the combination of the motion estimation algorithms and the approximate metrics-are summarized in Tables 1 to 6. Figs. 2 to 4 compare the approximate metrics given a motion estimation method on the Foreman CIF sequence. The PSNR for a sequence is the average PSNR between frames and the motion-compensated prediction for those frames. The results are sorted from best to worst, the first number being the PSNR in dB obtained from the full SAD. Other results are shown relative to the full SAD and are expressed as dB loss. The results are shown for CIF and QCIF sequences, using the Full Search, EPZS and PMVFAST motion estimation algorithms. Tables 7 and 8 show the timing results obtained by the efficient implementations of the approximate metrics during the second phase of the experiments. The timing results are presented in number of completed calls to the SAD per µs, indicative of the absolute speeds of each implementation. The number of processed pixels per µs is also given, so that the raw processing speed versus the cost of complexification for alternate implementations can be assessed. In all cases, the full non-vectorized C SAD im- plementation (using the basic x86 ISA integer instructions only) is the standard against which speed-ups were compared. The qualifier 'vect.' attached to the implementation names indicates that the compiler auto-vectorization optimizations were enabled. 'SSE2' indicates that the implementations used manually generated SSE2 assembly language, which implies careful vectorization.
DISCUSSION
The speed-ups obtained from the proposed approximate metrics, ranging from 4.3 to 11.4:1, are all very interesting. The deinterlaced and sampled deinterlaced metrics yield 9.9 and 11.4:1 speed-ups for the QCIF sequences, and 6.3 and 7.4:1 speed-ups for the CIF sequences. Table 2 . PSNR (dB) for selected QCIF sequences using EPZS. See Table 1 for legend.
From Tables 7 and 8 we see a non negligible difference in timings between the QCIF and CIF results. The QCIF results are, on average, considerably faster-by about 20%-than the CIF results. This can be due to a number of factors, including locality of reference, address generation, and cache replenishment policy: all of which are processor-specific artifacts. Address generation, in our implementation, was all but eliminated by systematic constant propagation, all addresses being expressed relatively to the upper left corners of the macro-blocks for comparison. It may be that an early termination computation of addresses is responsible for the differences as the offsets generated for QCIF are, on average, one bit shorter than for CIF. The effects of CPU-specific behavior will be investigated in future work.
For the QCIF sequences, all metrics, save the sparse variant, perform essentially equally well, leading to maximum losses of the order of 0.1 dB, which is, for all intents and purposes, negligible. The interlaced approximate metric, shown in Fig.1(e Table 4 . PSNR (dB) for selected CIF sequences using full search. See Table 1 Table 5 . PSNR (dB) for selected CIF sequences using EPZS. See Table 1 for legend.
such as Foreman, and accordingly performs considerably worse than the other approximate metrics. The loss is relative, however. While it may seem about twice as large as the loss associated with other metrics, the difference is only 0.17 dB, which is still quite small in absolute terms.
The same observation holds for the CIF sequences, except that the maximum error produced from the interlaced approximate metric is now much larger; from a mere 0.17 dB loss, it jumps to 0.76 dB, which is now considerable. If the objective is to constrain the maximum loss, the interlaced metric should be avoided, despite offering one of the highest speed-ups. The deinterlaced and sampled deinterlaced metrics also offer high speed-ups, but without the sensitivity of the interlaced metrics to scenes with high vertical motion components; which makes them a very attractive way of balancing speed and quality.
We can see from the timing results that the autovectorizing compiler does not always recognize the possible vectorization from the C code, despite being carefully written to help the compiler as much as possible. For example, the C quincunx metric yields a meager 1.9:1 speed-up, while a carefully written SSE2 version yields a much more respectable 5.3:1 for QCIF. It is therefore not sufficient to delegate the generation of efficient SIMD code to the compiler hoping that efficient auto-vectorization will occur. Our experiment showed that it is, in fact, fairly difficult to get the compiler to generate efficient SIMD code even given quite carefully crafted C code using specific patterns that should help the compiler to generate vectorized code.
We also note from the tables that even the proposed full SAD implementation beats the IPP v6.0 implementation to some degree. While the IPP implementation is no doubt quite efficient, it is also generic, taking multiple factors into account but without taking full advantage of the image geometry. This allows us to beat the IPP implementation of the full SAD by some 5% to 15%. The speed-up using the approximated metrics are even more interesting, yielding speed-ups of 1.7 to 2.2:1 relative to the IPP implementation, again, with a minimal loss in resulting image quality.
CONCLUSION
In this short paper, we have shown that the proposed deinterlaced and sampled deinterlaced approximate metrics yield good image quality, showing a loss of less than 0.1 dB on average compared to the exact SAD when used with the selected motion estimation algorithms. We have also shown that their efficient SIMD implementation yields very high speed-ups-up to 11.4:1-compared to the non vectorized C version of the full SAD. The SIMD-friendly structure of both the deinterlaced and sampled deinterlaced metrics makes them significantly faster than the quincunx metric by a factor of as much as 2:1, despite testing the same number of points, or slightly fewer in the case of the sampled deinterlaced approximate metric. Future work will include characterization of the behavior of approximated metrics in codecs such as MPEG4 and H.264.
